# Second International Workshop on PGAs for Software Programmers (FSP 2015)

September 1, 2015, London, United Kingdom

co-located with

International Conference on Field Programmable Logic and Applications (FPL)

# **Call for Papers**

The aim of this workshop is to make FPGA and reconfigurable technology accessible to software programmers. Despite their frequently proven power and performance benefits, designing for FPGAs is mostly an engineering discipline carried out by highly trained specialists. With recent progress in high-level synthesis, a first important step towards bringing FPGA technology to potentially millions of software developers was taken. In the second edition of the FSP workshop, we will in particular focus on success stories where FPGAs had been exploited by software engineers.

The FSP Workshop aims at bringing researchers and experts from both academia and industry together to discuss and exchange the latest research advances and future trends. This includes high-level compilation and languages, design automation tools that raise the abstraction level when designing for (heterogeneous) FPGAs and reconfigurable systems and standardized target platforms. This will in particular put focus on the requirements of software developers and application engineers. In addition, a distinctive feature of the workshop will be its cross section through all design levels, ranging from programming down to custom hardware. Thus, the workshop is targeting all those who are interested in understanding the big picture and the potential of domain-specific computing and software-driven FPGA development. In addition, the FSP Workshop shall facilitate collaboration of the different domains.

Topics of the FSP Workshop include, but are not limited to:

- High-level synthesis (HLS) and domain-specific languages (DSLs) for FPGAs and heterogeneous systems
- Mapping approaches and tools for heterogeneous FPGAs
- Support of hard IP blocks such as embedded processors and memory interfaces
- Development environments for software engineers (automated tool flows, design frameworks and tools, tool interaction)
- FPGA virtualization (design for portability, resource sharing, hardware abstraction)
- Design automation for multi-FPGA and heterogeneous systems
- Methods for leveraging (partial) dynamic reconfiguration to increase performance, flexibility, reliability, or programmability
- Operating system services for FPGA resource management
- Target hardware design platforms (infrastructure, drivers, etc.)
- Overlays (CGRAs, vector processors, ASIP- and GPU-like intermediate fabrics)
- Applications (embedded computing, signal processing, bio informatics, big data, database acceleration) using C/C++/SystemC-based HLS, OpenCL, OpenSPL, etc.
- Directions for collaborations (research proposals, networking, Horizon 2020)

#### **Paper submission**

Perspective authors are invited to submit original contributions (up to six pages) or extended abstracts describing work-in-progress or position papers (extended abstracts should not exceed two pages). Details about the submission process are available on the workshop web page.

#### **Publications**

# Organization

**General Co-Chairs** Tobias Becker *Maxeler Technologies, UK* Frank Hannig *Friedrich-Alexander University Erlangen-Nürnberg, DE* 

Dirk Koch University of Manchester, UK Daniel Ziener Friedrich-Alexander University Erlangen-Nürnberg, DE

#### Program Committee

Hideharu Amano Keio University, Japan Jason H. Anderson University of Toronto, Canada Gordon Brebner Xilinx Labs, Uk João M. P. Cardoso University of Porto, Portugal Sunita Chandrasekaran University of Houston, USA Andreas Koch Technical University of Darmstadt, Germany Miriam Leeser Northeastern University, USA Walid Najjar University of California Riverside, USA Gael Paul PLDA, France Marco Platzner University of Paderborn, Germany Dan Poznanovic Cray Inc., USA **Rodric Rabbah** IBM Research, USA **Olivier Sentieys** University of Rennes, France **Dirk Stroobandt** Ghent University, Belgium **Gustavo Sutter** Autonomous University of Madrid, Spain **David Thomas** Imperial College London, UK Kazutoshi Wakabayashi NEC Corp., Japan Markus Weinhardt Osnabrück Univ. of Applied Sciences, Germany Peter Yiannacouras Altera Corp., Canada

### Important dates

Submission deadline: Notification of acceptance: Camera-ready final version: June 30, 2015 July 31, 2015 August 15, 2015

## For more information visit http://www12.cs.fau.de/ws/fsp2015/

Accepted papers will be included in an ePrint proceedings volume with Open Access. Every accepted paper must have at least one author registered to the workshop by the time the camera-ready paper is due.