

Using GCC Analysis Techniques to Enable Parallel Memory Accesses in HLS



Johanna Rohde, Christian Hochberger

Date: 7.9.2017

TU Darmstadt
Computer Systems Group

Outline



- Background
 - SpartanMC Toolchain
 - GCC
 - Hardware Plugin
- Approach
 - Scalar Evolution Analysis
 - Memory Model
- Evaluation
- Conclusion

Background

SpartanMC SoC Kit



TECHNISCHE
UNIVERSITÄT
DARMSTADT

- 18 Bit Soft-Core
 - Tradeoff between 8 and 32 bit
 - FPGA use 18 bit for BRAMs and DSPs
 - 2 additional bit increase code density
- Graphical system configurator
- Peripheral components
- Simulator
- Supported FPGAs
 - Xilinx: Spartan 3/6, 7er Series, ...
 - Altera: Cyclon 4
 - Lattice: ECP 3/5

Interested?
www.spartanmc.de


Background

Compiler Toolchain

- GCC
 - Support for 2-address-machines
 - Wide range of optimizations
 - e.g. Polyhedral framework
 - Widely used
 - Currently using GCC 7.1

Background

Compile-Flow




Hardware Accelerator Plugin

- A specific SpartanMC design is generated for every application
- Automatically integrate hardware accelerators
 - Statical code analysis at compile time
 - Transparent to the user
 - No annotations or further information needed

Background

Optimizations

- Loop pipelining
 - Overlapping iterations
 - Problem: order of memory accesses
 - Increases initiation interval



Approach

Chain of Recurrences

- Express evolution of a variable
- Basic Recurrence (BR)

$$f = \{\varphi_0, \Theta, f_1\}, \quad \Theta \in \{+, *\} \quad \rightarrow$$

$$f(i) = \{\varphi_0, +, f_1\}(i) = \varphi_0 + \sum_{j=0}^{i-1} f_1(j)$$

$$f(i) = \{\varphi_0, *, f_1\}(i) = \varphi_0 + \prod_{j=0}^{i-1} f_1(j)$$

for $0 \leq i < N$

- Tree of Recurrence (TREC)

$$\Phi = \{\Phi_a, +, \Phi_b\} \text{ or } \Phi = c$$

Approach

Scalar Evolution Analysis

- Implemented in the GCC
- Calculates a TREC for every expression
- Example:

```
for(int i = 0; i < N; i++) {    \\loop 1
    for(int j = 0; j < M; j++){ \\loop 2
        A[i*M+j] = ....;
    }
}
```



$$\begin{aligned} i &\rightarrow \{0, +, 1\}_1 \\ i * M &\rightarrow \{0, +, 1\}_1 * M = \{0, +, M\}_1 \\ i * M + j &\rightarrow \{\{0, +, M\}_1, +, 1\}_2 \end{aligned}$$

Approach

Memory Access Model



TECHNISCHE
UNIVERSITÄT
DARMSTADT

- Anatomy of a (regular) memory access
 - `innermost_loop_behavior` struct
 - `tree base_address`
 - `tree offset` → always 0
 - `tree init`
 - `tree step`
 - $A = \{(base + offset + init), +, step\}$
- Pair
 - Dependency between
 - Read + Write
 - Write + Write

Approach

Memory Access Model




TECHNISCHE
UNIVERSITÄT
DARMSTADT

- Static Pairs
 - Analyzable at compile time
 - Base address equals
 - Step size equals
- Dynamic Pairs
 - Analyzable at runtime
 - Step size equals
 - $\Delta base + \Delta init + n * step = 0$
- Critical Pairs
 - Not analyzable

Evaluation


Benchmarks

- 11 benchmarks with 23 loops
- Different areas of application
 - Cryptography
 - Image processing
 - Signal processing




Evaluation

Coverage





Evaluation

Classification




Evaluation

First-Last Dependencies



Evaluation

Memory Carried Dependencies



Evaluation

Step Size



- Condition for static/dynamic classification is equal step size
 - Distance is constant
- Special case: Distance is increasing
 - $A_{\text{sml}} = \{(\text{base}_{\text{sml}} + \text{offset}_{\text{sml}} + \text{init}_{\text{sml}}), +, \text{step}_{\text{sml}}\}$
 - $A_{\text{lrg}} = \{(\text{base}_{\text{lrg}} + \text{offset}_{\text{lrg}} + \text{init}_{\text{lrg}}), +, \text{step}_{\text{lrg}}\}$
 - Runtime condition:
 - $A_{\text{lrg}}(n) - A_{\text{sml}}(0) > 0$

Evaluation

Step Size



TECHNISCHE
UNIVERSITÄT
DARMSTADT

- General
 - 9% → 4% critical pairs
- First-Last Dependencies
 - 32% → 9% critical pairs
- Memory Carried Dependencies
 - 6% → 3% critical pairs

Conclusion

- Over 90% of all dependencies can be considered for decoupling
 - 91% of first-last dependencies
 - 97% of memory carried dependencies
- Analysis is already implemented
- Future work
 - Implementation of static/dynamic decoupling




TECHNISCHE
UNIVERSITÄT
DARMSTADT

Thank You!

Background

Compile-Flow





Benchmarks

- 17 benchmarks with 43 loops
- Different areas of application
 - Cryptography
 - Image processing
 - Signal processing

AES	Base64	Bilinear filter	Binary Tree	Bit Reverse	CRC
Dijkstra	Euclid	Fletcher	Grayscale Filter	Haar-wavelet	IDCT
IIR	JPEG	Mandelbrot	Matrix Mult	RSA	

Benchmarks

- 20 Loops excluded
 - No loop pipelining
 - No store operation
 - Single store operation

AES	Base64	Bilinear filter	Binary Tree	Bit Reverse	CRC
Dijkstra	Euclid	Fletcher	Grayscale Filter	Haar-wavelet	IDCT
IIR	JPEG	Mandelbrot	Matrix Mult	RSA	